

VLSI DESIGN AND VERILOG HDL

Dr. N. Viswanathan

Professor, Department of Electronics & Communication Engineering
Mahendra Engineering College, Namakkal, Tamil Nadu, INDIA

Prof. (Dr.) K.P. YADAV

Pro Vice Chancellor, Department of Computer Science & Engineering
MATS University, Raipur, Chhattisgarh, INDIA

Mr. Senthil Kumaran

Assistant Professor, Department of Electronics & Communication Engineering
Mahendra Engineering College, Namakkal, Tamil Nadu, INDIA

VLSI DESIGN AND VERILOG HDL

Copyright © : Prof. K.P. Yadav
Publishing Right ® : VSRD Academic Publishing
A Division of Visual Soft India Private Limited

ISBN-13: 978-93-86258-94-6
FIRST EDITION, MARCH 2018, INDIA

Printed & Published by:
VSRD Academic Publishing
A Division of Visual Soft India Private Limited

Disclaimer: The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING

A Division of Visual Soft (India) Pvt. Ltd.

REGISTERED OFFICE

154, Tezabmill Campus, Anwarganj, KANPUR – 208 003 (UP) (INDIA)
Mob.: +91 9956127040 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

MARKETING OFFICE

340, First Floor, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI–400053 (MH) (INDIA)
Mob.: +91 9956127040 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

P R E F A C E

This book provides a comprehensive study and concept clearing for B. Tech. /M. Tech. students. It is our intent to give the students the best available latest information and concepts on the subject. The organization of the book is organized in such a way that it makes strong foundation and depth knowledge of VLSI DESIGN AND VERILOG HDL.

Since high technology changes rapidly, we have presented the material in a generic manner, unbiased toward particular architecture implementations. To pace with technology changes, frequent updates with newer editions become a necessity, and we plan to make revisions every year in future.

 Dr. N. Viswanathan
Prof. (Dr.) K.P. Yadav

 Mr. V. Senthil Kumaran

ACKNOWLEDGEMENT

We would like to thank people who guided and supported me during this process. Without their contributions, this work would not have been possible.

We express my sincere gratitude to Prof. M. C. Govil, MNIT Jaipur (presently, Director NIT Sikkim), Prof. Raghu Raj Singh, HBTI Kanpur, Prof. D. S. Yadav IET Lucknow, and Dr. Yashpal Singh, Associate Professor & HOD, BIET Jhansi, Shri R. P. Yadav, Joint Director Govt. ITI Lucknow, Shri Arun Yadav, IAS, Joint Secretary GOI along with Professors of Mahendra Engineering College, and colleagues for their constructive and insightful help in solving many of the issues. We recognize their efforts, time and significant contributions in making of all this possible.

We are extremely thankful to the renowned authors and researchers whose valuable works have been consulted and discussed in my book.

Last and definitely not the least, we express our deep sense of appreciation to our family members: wife and children for their support, cooperation and patience during the completion of the book.

 *Dr. N. Viswanathan*

 *Prof. (Dr.) K.P. Yadav*

 *Mr. V. Senthil Kumaran*

CONTENTS

CHAPTER ONE : CMOS FABRICATION	1
1.1. AN OVERVIEW OF SILICON SEMICONDUCTOR TECHNOLOGY.....	3
1.1.1. WAFER PROCESSING.....	3
1.1.2. OXIDATION.....	5
1.1.3. EPITAXIAL GROWTH PROCESS.....	5
1.1.4. ION IMPLANTATION	6
1.2. BASIC CMOS TECHNOLOGY.....	8
1.2.1. N- WELL PROCESS.....	8
1.2.2. P-WELL PROCESS	12
1.2.3. TWIN- TUB PROCESS.....	14
1.2.4. SILICON ON INSULATOR PROCESS.....	14
1.3. LATCH UP AND PREVENTION	17
1.4. LAYOUT DESIGN RULES.....	19
1.5. BASIC CONCEPTS OF PHYSICAL DESIGN.....	24
1.6. COMPUTER-AIDED DESIGN (CAD) TOOL SET	26
1.7. PHYSICAL DESIGN OF LOGIC GATES.....	34
1.7.1. INVERTER	34
1.7.2. NAND GATE.....	37
1.7.3. NOR GATE	38
1.8. DESIGN HIERARCHY	39
1.9. CONCEPTS OF REGULARITY, MODULARITY AND LOCALITY	42
CHAPTER TWO : FUNDAMENTALS OF MOSFET	45
2.1 INTRODUCTION	47
2.1.1 NMOS ENHANCEMENT TRANSISTOR.....	47
2.1.2 PMOS ENHANCEMENT TRANSISTOR	54
2.1.3 THRESHOLD VOLTAGE (V_T).....	55
2.1.4 BODY EFFECT.....	57
2.2 MOS DC EQUATIONS	58
2.2.1 BASIC DC EQUATION.....	59
2.2.2 CHANNEL LENGTH MODULATION	59
2.2.3 MOBILITY VARIATION	60
2.2.4 MOS MODELS.....	61
2.2.5 SMALL SIGNAL AC CHARACTERISTICS	62
2.3 COMPLEMENTARY CMOS INVERTER - DC CHARACTERISTICS	63
2.3.1 NOISE MARGIN.....	66
2.3.2 RISE TIME AND FALL TIME	68
2.3.3 FALL TIME ESTIMATION	69
2.3.4 POWER DISSIPATION	70
2.4 TRANSMISSION GATE	72
2.5 TRI-STATE INVERTER.....	73
CHAPTER THREE : FUNDAMENTALS OF VERILOG	75
3.1 BASIC CONCEPTS	77
3.1.1 VLSI DESIGN FLOW	79
3.1.2 IDENTIFIERS.....	81
3.1.3 GATE PRIMITIVES.....	82

3.1.4	VALUE SET (LOGIC VALUES)	87
3.1.5	PORTS IN VERILOG	88
3.1.6	GATE DELAYS.....	89
3.2	GATE AND SWITCH LEVEL MODELING.....	93
3.2.1	GATE AND SWITCH DECLARATION SYNTAX	93
3.3	DESIGN HIERARCHIES	95
3.3.1	SYSTEM LEVEL.....	95
3.3.2	DIGITAL.....	96
3.4	BEHAVIORAL OR PROCEDURAL LEVEL MODELING	96
3.4.1	OPERATORS	98
3.4.2	TIMING CONTROL.....	101
3.4.3	PROCEDURAL ASSIGNMENTS.....	103
3.4.4	THE CONDITIONAL STATEMENT IF-ELSE	117
3.5	RTL (DATAFLOW) LEVEL.....	127
3.6	STRUCTURAL GATE LEVEL DESCRIPTION OF DIGITAL CIRCUITS	128
3.6.1	DECODER	128
3.6.2	EQUALITY DETECTOR.....	131
3.6.3	COMPARATOR.....	132
3.6.4	PRIORITY ENCODER	135
3.6.5	LATCH	137
3.6.6	D FLIP-FLOP.....	138
3.6.7	HALF ADDER.....	140
3.6.8	FULL ADDER	142
3.6.9	RIPPLE CARRY ADDER	144
CHAPTER FOUR : MOSFET MODELING		147
4.1	INTRODUCTION	149
4.1.1	MOSFET SWITCH (CMOS)	149
4.2	TRANSMISSION-GATE.....	155
4.2.1	TRANSMISSION-GATE MULTIPLEXER.....	155
4.2.2	TRANSMISSION-GATE D LATCH.....	155
4.3	CMOS CHIP DESIGN OPTIONS	157
4.3.1	FULL-CUSTOM ASICS	157
4.3.2	STANDARD-CELL-BASED ASICS	158
4.3.3	GATE-ARRAY-BASED ASICS.....	162
4.3.4	CHANNELED GATE ARRAY.....	163
4.3.5	CHANNELLESS GATE ARRAY	163
4.3.6	STRUCTURED GATE ARRAY	164
4.4	PROGRAMMABLE LOGIC STRUCTURES	169
4.4.1	PROGRAMMING OF PALS	176
4.4.2	PROGRAMMABLE INTERCONNECTS	178
4.5	REPROGRAMMABLE GA	183
4.6	ASIC DESIGN FLOW.....	188
REFERENCES.....		193