COMPUTER ARCHITECTURE: A TECHNICAL APPROACH TO IMPROVE PERFORMANCE USING LIMITED POWER

K. Suresh

(Assistant Professor)

Annamacharya Institute of Technology & Sciences, Rajampet, Andhra Pradesh, INDIA.

Dr. M.Rajasekhara Babu (Associate Professor) VIT University, Vellore, Tamil Nadu, INDIA.

Rizwan Patan (Research Associate Teaching) VIT University, Vellore, Tamil Nadu, INDIA.

COMPUTER ARCHITECTURE : A TECHNICAL APPROACH TO IMPROVE PERFORMANCE USING LIMITED POWER

Copyright © : K. Suresh

Publishing Right P : VSRD Academic Publishing

A Division of Visual Soft (India) Pvt. Ltd.

ISBN-13: 978-81-931580-6-7

FIRST EDITION, MARCH 2016, INDIA

Typeset, Printed & Published by:

VSRD Academic Publishing (A Division of Visual Soft (India) Pvt. Ltd.)

Disclaimer: The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING

A Division of Visual Soft (India) Pvt. Ltd.

REGISTERED OFFICE

154, Tezabmill Campus, Anwarganj, KANPUR – 208 003 (UP) (IN)

Mob.: +91 99561 27040, Ph.: +91 512 6553705

Web.: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

MARKETING OFFICE (NORTH INDIA)

Basement-2, Villa-10, Block-V, Charmwood Village, FARIDABAD-121009 (HY)(IN)

Mob.: +91 98999 36803, Ph.: +91 129 4036803

Web.: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

MARKETING OFFICE (SOUTH INDIA)

340, FF, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI–400053 (MH)(IN)

Mob.: +91 9956127040

Web.: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

PREFACE

This book is about the organization and utility of computers. Its purpose is to present the modern day computer system.

The intent of this book is to apply new techniques called limited power. In present day world every joule of energy is valuable because all aspects of our system are related to energy consumption. Energy has become an important aspect of life as the factors that generate power are on the edge of extinction.

Power aware compilation is technique by which we make every developer or user to know the amount of energy used by their codes. If it is reasonable our system reduces the consumption of energy. Performance is always plays major role in Computer Science. Most power reduction techniques focused on minimizing the static power consumption rather than system level dynamic power consumption.

This task is challenging for several reasons. Varieties of computers are developing every day with horizontally and vertically and depth and height of the Computer Architecture. Another one is continuous change in the developing the technology of integrated circuit technology used to construct the computer with minimizing the energy harvesting.

X K. Suresh

"God, our creator, has stored within our minds and personalities, great potential strength and ability. Prayer helps us tap and develop these powers."

CONTENTS

C t I r	ıa ıtr	pter 1 : oduction 1-4:	3
	•	MOTIVATION	. 8
	•	PROBLEM STATEMENT	. 8
	•	OBJECTIVES	. 9
	•	POWER MANAGEMENT TECHNIQUES	11
	•	POWER REDUCTION	20
	•	DYNAMIC VOLTAGE AND FREQUENCY SCALING	30
	•	POWER ANALYSIS TOOLS	44
C I L i		pter 2: rature Survey49-51	
	•	STATE OF ART STUDY	51
	•	THE TOP TEN EXASCALE RESEARCH CHALLENGES	51
	•	COMPILER OPTIMIZATION TRANSFORMATION (COT)	55
	•	DYNAMIC APPROACH FOR POWER REDUCTION	
S١	<i>i s</i> t	pter 3: tem Requirement cifications	
	•	RUN TIME PLATFORM	61
	•	HARDWARE SPECIFICATIONS	61
	•	SOFTWARE SPECIFICATIONS	61
	•	FUNCTIONAL REQUIREMENTS	62
	•	NON FUNCTIONAL REQUIREMENTS	63
		pter 4: lysis & Design65-8(0
	•	EXISTING SYSTEM	67

	•	PROPOSED SYSTEM	68
	•	DETAILED DESIGN	72
	•	DATAFLOW DIAGRAMS	74
	•	MODULE DESCRIPTION	.75
C h I n	1 a 1 p	pter 5: lementation	4
	•	XEEMU SIMULATION	83
	•	XEEMU TOOL DESCRIPTION	84
	•	IMPLEMENTED MODULES	85
C I S y	ıa St	pter 6: tem Testing 95-10	6
	•	TESTING METHODS	97
	•	TESTING PROCESS	
C I E x	ı a (p	pter 7: erimental Results 107-11	4
	•	SCREEN SHOTS	109
	•	EXPERIMENTAL OUTCOMES	
C f	n a) n	pter 8: clusion115-11	8
	•	CONCLUSION	117
	•	FUTURE ENHANCEMENT	117
C h R €	a fe	pter 9: erences119-13	0
	•	REFERENCES	121