

AN EXPERIMENTAL APPROACH TO VLSI SYSTEM DESIGN

Dr. K. Hari Kishore

(Professor – ECE Department)

Koneru Lakshmaiah Educational Foundation, Guntur, Andhra Pradesh, INDIA.

Mr. N. Bala Dastagiri

(Assistant Professor – ECE Department)

AITS, Rajampet, Andhra Pradesh, INDIA.

Mr. Shaik Nazeer Hussain

(Assistant Professor – ECE Department)

AITS, Rajampet, Andhra Pradesh, INDIA.

Mr. Y. Avinash

Principal Consultant, Infosys ltd., Hyderabad, Telangana State INDIA.

AN EXPERIMENTAL APPROACH TO VLSI SYSTEM DESIGN

Copyright © : N. Bala Dastagiri
Publishing Right (P) : VSRD Academic Publishing
A Division of Visual Soft India Private Limited

ISBN-13: 978-93-86258-85-4
FIRST EDITION, DECEMBER 2017, INDIA

Printed & Published by:
VSRD Academic Publishing
A Division of Visual Soft India Private Limited

Disclaimer: The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING

A Division of Visual Soft (India) Pvt. Ltd.

REGISTERED OFFICE

154, Tezabmill Campus, Anwarganj, KANPUR – 208 003 (UP) (INDIA)
Mob.: +91 9956127040 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

MARKETING OFFICE (NORTH INDIA)

Basement-2, Villa-10, Block-V, Charmwood Village, FARIDABAD – 121 009 (HY) (INDIA)
Mob.: +91 9899936803 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

MARKETING OFFICE (SOUTH INDIA)

340, First Floor, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI – 400 053 (MH) (INDIA)
Mob.: +91 9956127040 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

PREFACE

The goal of this book is to provide the essential steps required in the VLSI System design using FPGA and ASIC Design flows. It is the intention that the book present self-contained material and enough detail so as to give the reader a basic idea of VLSI system design implementation

This book is arranged in a format that follows the industry-common ASIC physical design flow. It begins with the general concept of an different ASIC types, then covers FPGA design flow, CMOS layout design rules, FPGA implementation of digital circuits using Verilog HDL, circuit analysis and CMOS implementation of basic circuits. Rather than go into lengthy technical depths, the emphasis has been placed on short, clear descriptions for those desiring further information on each chapter. It is the goal of this book to capture the essence of VLSI system design, and to introduce to the reader the challenging and diversified field of VLSI system design engineering

We wish to acknowledge our colleagues who contributed to this book with mind stimulating discussions. Thanks to the managements of Annamacharya Institute of Technology and Sciences (Autonomous), Rajampet and KL University for their financial support as well as the opportunity to use the design environment.

Our family members deserve very special thanks for their continued support, encouragement and patience throughout this project.

✍ Kakarla Hari Kishore

✍ Bala Dastagiri Nadhindla

✍ Shaik Nazeer Hussain

✍ Yadlapati Avinash

CONTENTS

CHAPTER 1 : INTRODUCTION TO ASICS.....	1
1.1 INTRODUCTION.....	1
1.2 TYPES OF ASICS.....	3
1.2.1 FULL CUSTOM ASICS.....	3
1.2.2 SEMI CUSTOM ASICS.....	4
1.3 ASIC DESIGN FLOW.....	8
CHAPTER 2 : FPGA DESIGN FLOW.....	10
2.1 FIELD PROGRAMMABLE GATE ARRAY (PLDS).....	10
2.2 FIELD PROGRAMMABLE GATE ARRAY.....	11
2.3 FPGA DESIGN FLOW.....	14
CHAPTER 3 : LAYOUT DESIGN RULES.....	18
3.1 TYPES OF DESIGN RULES.....	19
3.2 LAYER REPRESENTATIONS.....	20
3.3 STICK DIAGRAMS.....	21
CHAPTER 4 : FPGA IMPLEMENTATION OF COMBINATIONAL AND SEQUENTIAL CIRCUITS USING VERILOG HDL.....	22
4.1 COMBINATIONAL CIRCUITS.....	22
4.1.1 ADDERS.....	22
4.1.2 SUBTRACTORS.....	36
4.1.3 DECODERS.....	45
4.1.4 COMPARATORS.....	52
4.1.5 MULTIPLEXERS.....	57
4.1.6 DEMULTIPLEXERS.....	61
4.2 SEQUENTIAL CIRCUITS.....	65
4.2.1 FLIP FLOPS.....	65
4.2.2 COUNTERS.....	78
4.2.3 SHIFT REGISTERS.....	95
4.2.4 MEALY MACHINE.....	119
4.2.5 MOORE MACHINE.....	123
4.2.6 DICE GAME.....	127
CHAPTER 5 : CIRCUIT ANALYSIS.....	131
5.1 DC OPERATING POINT ANALYSIS.....	131
5.2 DC TRANSFER ANALYSIS.....	131
5.3 TRANSIENT ANALYSIS.....	131

5.4	AC ANALYSIS	132
5.5	NOISE ANALYSIS	132
5.5	EXAMPLES OF CIRCUIT ANALYSIS	133
CHAPTER 6 : IMPLEMENTATION OF BASIC CMOS CIRCUITS.....		141