

# **COMPUTER ORGANIZATION AND ARCHITECTURE**

**P.Dhivya** (*Assistant Professor – CSE Department*)

**C.B.Sivaparthipan** (*Assistant Professor – CSE Department*)

**Dr.R.M. Bhavadharini** (*Associate Professor – CSE Department*)

**Dr.T. Kalaikumaran** (*HOD – CSE Department*)

**Dr. N. Karthikeyan** (*HOD – Comp.App. Department*)

**SNS COLLEGE OF TECHNOLOGY  
COIMBATORE, TAMILNADU, INDIA.**

# COMPUTER ORGANIZATION AND ARCHITECTURE

Copyright © : Dhivya P.  
Publishing Rights © : VSRD Academic Publishing  
A Division of Visual Soft India Pvt. Ltd.

**ISBN-13: 978-93-86258-92-2**  
**FIRST EDITION, FEBRUARY 2018, INDIA**

*Printed & Published by:*  
**VSRD Academic Publishing**  
(A Division of Visual Soft India Pvt. Ltd.)

**Disclaimer:** The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

*Printed & Bound in India*

**VSRD ACADEMIC PUBLISHING**  
A Division of Visual Soft India Pvt. Ltd.

**REGISTERED OFFICE**

154, Tezabmill Campus, Anwarganj, KANPUR – 208003 (UP) (IN)  
Mb: 99561 27040, Web: [www.vsrdpublishing.com](http://www.vsrdpublishing.com), Email: [vsrdpublishing@gmail.com](mailto:vsrdpublishing@gmail.com)

**MARKETING OFFICE (SOUTH INDIA)**

340, FF, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI–400053 (MH)(IN)  
Mb: 99561 27040, Web: [www.vsrdpublishing.com](http://www.vsrdpublishing.com), Email: [vsrdpublishing@gmail.com](mailto:vsrdpublishing@gmail.com)

# P R E F A C E

It is with great pleasure that we are bringing out the first edition of this book. The book happens to be covering the latest trends in Computer Organization and Architecture, We hope that the present edition lives up to the challenge, and provides a power-packed which has been developed from scratch. We are confident that the reader would find immense value in this book for keeping pace with the changing paradigm of Computer organization and Architecture, and that sufficient concept as well as depth is provided to give the reader a feeling of complete understanding of the whole thing.

Here is a summary of the content and structure of the book:

- Fundamentals units of computer
- Basic operational concepts
- Memory location and addresses
- Addressing modes
- Random Access Memory (RAM)
- Internal Organization of Semiconductor Memory Chips
- Cache and Virtual Memory
- Secondary storage
- Accessing I/O devices
- Interrupts
- Direct Memory Access
- Buses and Interface Circuits.

# ACKNOWLEDGEMENT

We take this opportunity to thank many people who were instrumental in bringing out this book in the present shape. We find our self out of words to adequately thank the management of the SNS college of Technology, **Dr.V.S.Velusamy**, Founder Trustee, **Dr.S.Rajalakshmi**, Correspondent, **Dr.S.Nalin Vimal Kumar**, Technical Director and **Dr. S.N.Subramanian**, Chairman, **Dr.V.P.Arunachalam**, Director and **Dr.S.Chenthur Pandian**, Principal. We also thank faculty members and dear students of CSE department for providing me with all sorts of support in completion of this book.

We record my indebtedness to **Dr. S.Karthik**, Professor & Dean, Department of Computer Science and Engineering for his guidance and sustained encouragement for the successful completion of this book.

Finally, We would like to share our sincere thanks to all friends, family members and concerned person who co-operated with us in this regards.

# CONTENTS

## CHAPTER 1

<b>BASIC STRUCTURE OF COMPUTERS.....</b>	<b>1</b>
<b>1.1 COMPUTER AND ITS TYPES.....</b>	<b>3</b>
<b>1.2 FUNCTIONAL UNITS OF COMPUTER .....</b>	<b>4</b>
1.2.1 INPUT UNIT.....	5
1.2.2 MEMORY UNIT.....	5
1.2.3 ALU (ARITHMETIC AND LOGIC UNIT).....	6
1.2.4 OUTPUT UNIT .....	6
1.2.5 CONTROL UNIT .....	6
1.2.6 BASIC OPERATIONAL CONCEPTS .....	7
1.2.7 THE INSTRUCTION REGISTER (IR).....	8
1.2.8 THE PROGRAM COUNTER (PC) .....	8
<b>1.3 BUS STRUCTURE.....</b>	<b>10</b>
<b>1.4 PERFORMANCE .....</b>	<b>11</b>
1.4.1 PROCESSOR CLOCK .....	11
1.4.2 PIPELINING AND SUPERSCALAR OPERATION.....	12
1.4.3 FUNCTIONS OF COMPILER.....	13
1.4.4 PERFORMANCE MEASUREMENT .....	13
1.4.5 POWER WALL.....	13
<b>1.5 UNIPROCESSOR TO MULTIPROCESSOR.....</b>	<b>14</b>
<b>1.6 MEMORY LOCATIONS AND ADDRESSES .....</b>	<b>15</b>
1.6.1 BYTE ADDRESSABILITY .....	16
1.6.2 BIG-ENDIAN AND LITTLE-ENDIAN ASSIGNMENTS .....	17
1.6.3 MEMORY OPERATIONS.....	19
<b>1.7 INSTRUCTION AND INSTRUCTION SEQUENCING.....</b>	<b>19</b>
1.7.1 ASSEMBLY LANGUAGE NOTATION .....	20
1.7.2 BASIC INSTRUCTIONS.....	20
<b>1.8 ADDRESSING MODES .....</b>	<b>24</b>
<b>1.9 ASSEMBLY LANGUAGE .....</b>	<b>29</b>
1.9.1 ASSEMBLER DIRECTIVES .....	29
1.9.2 ASSEMBLY AND EXECUTION OF PROGRAMS.....	30
1.9.3 NUMBER NOTATION.....	30

## **CHAPTER 2**

<b>MEMORY SYSTEM.....</b>	<b>31</b>
<b>2.1 BASIC CONCEPTS.....</b>	<b>33</b>
2.1.1 CPU-MAIN MEMORY CONNECTION - A BLOCK SCHEMATIC.....	34
2.1.2 SOME BASIC CONCEPTS.....	35
<b>2.2 RANDOM ACCESS MEMORY (RAM).....</b>	<b>35</b>
2.2.1 TYPES OF RAM.....	36
<b>2.3 READ ONLY MEMORY.....</b>	<b>39</b>
2.3.1 PROM (PROGRAMMABLE ROM).....	39
2.3.2 EPROM (ERASABLE PROGRAMMABLE ROM).....	39
2.3.3 EEPROM (ELECTRICALLY ERASABLE PROM).....	39
<b>2.4 FLASH MEMORY.....</b>	<b>40</b>
2.4.1 MEMORY HIERARCHY.....	40
<b>2.5 CACHE MEMORY.....</b>	<b>41</b>
2.5.1 CACHE MAPPING.....	42
<b>2.6 VIRTUAL MEMORY.....</b>	<b>44</b>
2.6.1 PAGE TABLE.....	45
<b>2.7 SECONDARY STORAGE.....</b>	<b>48</b>
2.7.1 MAGNETIC DISK DRIVES (HARD DISK DRIVE ORGANIZATION).....	48
2.7.2 OPTICAL DISKS.....	53

## **CHAPTER 3**

<b>INPUT/OUTPUT ORGANIZATION.....</b>	<b>55</b>
<b>3.1 ACCESSING I/O DEVICES.....</b>	<b>57</b>
<b>3.2 INTERRUPTS.....</b>	<b>59</b>
<b>3.3 DIRECT MEMORY ACCESS.....</b>	<b>65</b>
<b>3.4 BUSES.....</b>	<b>69</b>
<b>3.5 INTERFACE CIRCUITS.....</b>	<b>74</b>