

VLSI DESIGN

Dr. N. Malmurugan

Principal

**Mahendra College of Engineering
Salem, Tamil Nadu, INDIA.**

Ms. S. Karthigaswathini

Assistant Professor – ECE Dept.

**Mahendra College of Engineering
Salem, Tamil Nadu, INDIA.**

Mr. P.N. Palanisamy

Assistant Professor – ECE Dept.

**Mahendra College of Engineering
Salem, Tamil Nadu, INDIA.**

VLSI DESIGN

Copyright © : Dr. N. Malmurugan
Publishing Rights ® : VSRD Academic Publishing
A Division of Visual Soft India Pvt. Ltd.

ISBN-13: 978-93-86258-56-4
FIRST EDITION, MAY 2017, INDIA

Typeset, Printed & Published by:
VSRD Academic Publishing
(A Division of Visual Soft India Pvt. Ltd.)

Disclaimer: The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photo-copying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING
A Division of Visual Soft India Pvt. Ltd.

REGISTERED OFFICE
154, Tezabmill Campus, Anwarganj, KANPUR–208003 (UP) (IN)
Mb: 99561 27040, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

MARKETING OFFICE (NORTH INDIA)
Basement-2, Villa-10, Block-V, Charmwood Village, FARIDABAD–121009 (HY)(IN)
Mb: 98999 36803, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

MARKETING OFFICE (SOUTH INDIA)
340, FF, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI–400053 (MH)(IN)
Mb: 99561 27040, Web: www.vsrdpublishing.com, Email: vsrdpublishing@gmail.com

P R E F A C E

The area of VLSI design has become the most popular field over the few decades due to the development in integrated circuit technology. This field which involves packing more and more logic devices into smaller and smaller areas. Using this technology circuits can be created within few millimeter or even nanometers. All modern digital designs start with a hardware description of the IC in verilog / VHDL. A Verilog or VHDL program describes the hardware and interconnects of the circuit blocks and its function.

Most of today's VLSI design are classified into three categories, those are Analog, ASIC (Application Specific Integrated Circuits) and SoC (System on Chip).

As we understand that the subject of VLSI design is vast its is quite complex to find and explain the complete details about the design process. This book VLSI Design, gives the platform to the Electronics Engineering students to learn the introduction and design of VLSI Circuits involved in this field.

This book also includes the topics like scaling of CMOS technology, CMOS testing, Combinational & sequential design and circuit simulation etc. While this publication is not a complete text book on VLSI design, it is intended to serve as supplementary or reference material on practical design and implementation of VLSI circuits. All the chapters in the book are arranged in a proper sequence that the student can easily understand all the basic concepts.

 Dr. N. Malmurugan, Ms. S. Karthigaswathini
& Mr. P.N. Palanisamy

ACKNOWLEDGEMENT

We would like to express our special thanks of gratitude to our beloved chairman **Thirumigu. M.G. Bharathkumar**, who gave us the golden opportunity to do this book work which helped us in doing a lot of research related undertakings.

We express our appreciation and thanks to our dynamic Managing Directors, **Er. Ba. Mahendhiran** and **Er. B. Maha Ajay Prasad** for their meticulous support extended in all aspects.

We would like to express a special note of gratitude to the editing team of **VSRD Academic Publishing (A Division of Visual Soft India Private Limited)** in releasing this book.

Finally, this work would not have been possible without the love and support of **our colleagues, family members and friends**. We are extremely grateful to one and all.

 *Dr. N. Malmurugan*

 *Ms. S. Karthigaswathini*

 *Mr. P.N. Palanisamy*



Thirumigu. M.G.BHARATHKUMAR

Founder & Chairman, Mahendra Educational Trust

Forward

"Computing in their capacity as a tool, computers will be but a ripple on the surface of our culture. In their capacity as intellectual challenge, they are without precedent in the cultural history of mankind".

-Edsger Dijkstra, 1972 Turing Award Lecture

The ECE Department seeks to educate engineers who will possess the basic concepts, tools, skills, and vision necessary to enhance the technological and economic competitiveness of society. This fact, combined with the undeniable impact of Electronics and Communication Engineering on the modern world, demands an introductory college text book comparable with commonly-used textbooks in physics, chemistry, or biology. Accordingly, this book is intended to meet the need for an introductory college text in ECE. The distinctive feature of the book is that it has broader coverage of the field than is found in many texts that are currently in use.

I am delighted to note that the Principal of Mahendra College of Engineering Dr. N. Malmurugan along with Faculties of Electronics and Communication Engineering Ms. S. Karthigaswathini and Mr. P.N. Palanisamy have written this book on "**VLSI DESIGN**" nicely, for the benefit of student community. They have accomplished this goal, and I trust their work will encourage and enlighten all who have an interest in IC Design, Low Power consumption, Realtime applications using Verilog and the growing role on Telecommunication sector in the modern world.

M.G.BHARATHKUMAR

Founder & Chairman, Mahendra Educational Trust

**Dedicated
to
Our Family, Friends & Students**

CONTENTS

CHAPTER 1

CMOS TECHNOLOGY	1
1.1 A BRIEF HISTORY	4
1.2 MOSTRANSISTOR	5
1.2.1 MOS TERMINAL VOLTAGE AND MODES OF OPERATION	5
1.2.2 APPLICATION	6
1.3 IDEAL I-VCHARACTERISTICS.....	6
1.3.1 MOS I-V CHARACTERISTICS	6
1.3.2 THRESHOLDVOLTAGE	7
1.4 CV CHARACTERISTICS	7
1.4.1 MEASUREMENT OF C-V CHARACTERISTICS.....	8
1.5 NON-IDEAL I-V EFFECTS	8
1.6 DC TRANSFER CHARACTERISTICS OF CMOS INVERTER.....	8
1.7 CMOS TECHNOLOGIES	12
1.7.1 THE P-WELL PROCESS	13
1.7.2 THE N-WELL PROCESS.....	18
1.7.3 THE TWIN-TUB PROCESS	20
1.7.4 SILICON ON INSULATOR PROCESS.....	22
1.7.5 THE ADVANTAGES	25
1.8 BI CMOS TECHNOLOGY FABRICATION	25
1.9 LAYOUT DESIGNRULES WHY WE NEED DESIGN RULES.....	28
1.10 CMOS PROCESSENHANCEMENTS.....	30
1.11 TECHNOLOGY RELATED CADISSUES	31
1.12 MANUFACTURING ISSUES	34
TWO MARKS QUESTIONS AND ANSWERS	36

CHAPTER 2

CIRCUIT CHARACTERIZATION AND SIMULATION.....	43
2.1 DELAY ESTIMATION.....	46
2.2 LOGICAL EFFORT	48
2.2.1 LOGICAL EFFORT GATE DELAY MODEL.....	48

2.2.2	EFFORT DELAY	48
2.2.3	DELAY PLOTS	49
2.2.4	COMPUTING LOGICAL EFFORT	49
2.3	TRANSISTORSIZING	49
2.4	POWER DISSIPATION	50
2.4.1	SOFTWARE LEVEL POWER DISSIPATION.....	51
2.4.2	BEHAVIORAL LEVEL POWER DISSIPATION	54
2.4.3	INFORMATION THEORETIC MODELS.....	54
2.5	INTERCONNECT	58
2.5.1	INTERCONNECTION TECHNOLOGIES	58
2.5.2	METALLIC INTERCONNECTIONS ISSUES	58
2.6	DESIGN MARGIN	58
2.7	RELIABILITY	59
2.7.1	RELIABILITY FUNDAMENTALS AND SCALING PRINCIPLES	60
2.7.2	VLSI RELIABILITY	61
2.7.3	RELIABILITY OF THE INTERCONNECT SYSTEM	61
2.7.4	TRANSISTOR RELIABILITY : DIELECTRIC BREAKDOWN, HOT CARRIERS AND PARAMETRIC STABILITY	62
2.7.5	CMOS LATCH-UP AND ESD	62
2.7.6	SOFT ERRORS, AND OTHER FAILURE MECHANISMS	62
2.8	SCALING	63
2.8.1	LIMITATIONS	63
2.8.2	TRANSISTOR SCALING	63
2.8.3	WIRE SCALING	64
2.9	SPICE TUTORIAL	65
2.9.1	INTRODUCTION	65
2.9.2	SETTING UP YOUR ACCOUNT TO ACCESS HSPICE	66
2.9.3	SETTING UP THE HSPICE INPUT FILE.....	68
2.9.4	RUNNING HSPICE SIMULATIONS.....	71
2.10	DEVICE MODELS	74
2.10.1	DETERMINATION OF INTRINSIC CARRIER CONCENTRATION (NI)	77
2.11	DEVICE AND CIRCUIT CHARACTERIZATION	78
2.11.1	GRADUAL CHANNEL APPROXIMATION (GCA)	79
2.11.2	VALIDITY OF THE GCA.....	81
2.11.3	THE LONG CHANNEL CURRENT MODEL.....	81

2.11.4 GENERAL DRIFT-DIFFUSION CURRENT EQUATION IN MOSFET	82
2.11.5 VOLTAGE-CHARGE EQUATION FROM THE TRANSVERSE ELECTRIC FIELD	82
2.12 INTERCONNECT SIMULATION.....	83
2.12.1 THE CLASSICAL LONG-CHANNEL PAO AND SAH MODEL..	83
2.12.2 THE CHARGE-SHEET BASED MODELS	84
2.12.3 BULK CHARGE MODEL.....	86
2.12.4 SQUARE LAW MODEL.....	87
2.12.5 MODIFIED CHARGE SHEET MODEL.....	88
TWO MARKS QUESTIONS AND ANSWERS	91

CHAPTER 3 COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN 97

3.1 CIRCUIT FAMILIES AND ITS COMPARISON	99
3.1.1 PSEUDO-NMOS CIRCUITS	100
3.1.2 SYMMETRIC NORGATES	102
3.1.3 DOMINO CIRCUITS.....	104
3.2 LOW POWER LOGIC DESIGN	106
3.3 SEQUENCING STATIC CIRCUITS.....	107
3.4 CIRCUIT DESIGN OF LATCHES AND FLIPFLOPS.....	108
3.4.1 LATCHES	109
3.4.2 THE SR-LATCH	109
3.4.3 THE GATED DLATCH	111
3.4.4 FLIP-FLOPS.....	112
3.4.5 EDGE-TRIGGERED DFLIP-FLOP.....	112
3.4.6 OTHER FLIP-FLOPS.....	114
3.4.7 CHARACTERISTIC TABLES	115
3.4.8 CHARACTERISTIC EQUATIONS.....	115
3.5 STATIC SEQUENCING ELEMENT METHODOLOGY	116
3.6 SEQUENCING DYNAMIC CIRCUITS	117
3.7 SYNCHRONIZERS	119
TWO MARKS QUESTIONS AND ANSWERS	120

CHAPTER 4	
CMOS TESTING	127
4.1 NEED FOR TESTING.....	129
4.2 TESTERS AND TEST PROGRAMS.....	131
4.3 TEXT FIXTURES	132
4.3.1 DESIGN FOR TESTABILITY	132
4.3.2 TOOL SETUP	134
4.3.3 GETTING STARTED	135
4.3.4 SCHEMATIC ENTRY	136
4.4 LOGIC VERIFICATION.....	139
4.4.1 SCHEMATIC SIMULATION	143
4.5 SILICON DEBUG PRINCIPAL.....	145
4.6 MANUFACTURING TEST	147
4.6.1 FAULT MODELS.....	147
4.7 DESIGNS FORTESTABILITY	147
4.7.1 OBSERVABILITY AND CONTROLLABILITY	148
4.7.2 FAULT SIMULATION.....	148
4.7.3 FALSE PATH PROBLEM.....	149
4.8 BOUNDARY SCAN.....	149
4.8.1 TESTING	149
4.8.2 ON-CHIP INFRASTRUCTURE.....	150
4.8.3 TEST MECHANISM	151
4.8.4 JTAG TEST OPERATIONS	151
4.8.5 BOARD TEST INFRASTRUCTURE.....	153
TWO MARKS QUESTIONS AND ANSWERS	155

CHAPTER 5	
SPECIFICATION USING VERILOG HDL	163
5.1 BASIC CONCEPTS.....	166
5.1.1 VERILOG HDL	166
5.1.2 WHITESPACE.....	166
5.1.3 DOCUMENTATION IN VERILOG CODE	166
5.1.4 OPERATORS	167
5.1.5 SIGNAL VALUES, NUMBERS	167
5.1.6 PARAMETERS.....	168
5.1.7 NETS	169
5.1.8 VARIABLES	169

5.1.9	MEMORIES	170
5.2	IDENTIFIERS.....	170
5.2.1	STRUCTURAL LEVEL MODELING	171
5.3	GATE PRIMITIVES	172
5.3.1	STRUCTURAL SPECIFICATION OF A FULL ADDER	174
5.4	GATE DELAYS.....	175
5.4.1	TYPES OF DELAYS	175
5.5	OPERATORS	177
5.5.1	BINARY ARITHMETIC OPERATORS.....	177
5.5.2	OPERATOR NAME	178
5.5.3	RELATIONAL OPERATORS.....	178
5.5.4	LOGICAL OPERATORS	179
5.5.5	BITWISE OPERATORS.....	179
5.5.6	UNARY REDUCTION OPERATORS	180
5.5.7	UNARY ARITHMETIC OPERATORS	180
5.6	TIMING CONTROLS.....	180
5.6.1	DELAY CONTROL	180
5.6.2	EVENT CONTROL	181
5.7	PROCEDURAL ASSIGNMENTS CONDITIONAL STATEMENTS	184
5.7.1	ALWAYS BLOCKS.....	184
5.7.2	PROCEDURAL ASSIGNMENT STATEMENTS	185
5.7.3	THE IF-ELSE STATEMENT	186
5.8	DATA FLOW AND RTL.....	187
5.8.1	CONTINUOUS ASSIGNMENTS.....	187
5.8.2	REGULAR ASSIGNMENTDELAY	188
5.8.3	IMPLICIT CONTINUOUS ASSIGNMENT DELAY	189
5.8.4	NET DECLARATION DELAY	189
5.9	STRUCTURAL GATE LEVEL SWITCH LEVEL MODELING	190
5.9.1	SWITCH LEVEL MODELING	191
5.9.2	LOGIC TABLES FOR PMOS, RPMOS, NMOS, AND RN莫斯GATES.....	192
5.9.3	LOGIC SYMBOL: NMOS SWITCH	192
5.9.4	PMOS SWITCH	193
5.9.5	BIDIRECTIONAL PASS SWITCHES	193
5.10	DESIGN HIERARCHIES	194
5.10.1	CMOS GATES	194
5.10.2	CMOS SWITCH	194

5.10.3 PULL UP AND PULL DOWN SOURCES	196
5.11 BEHAVIOURAL AND RTL MODELING	196
5.11.1 MODULES	196
5.11.2 MODULE DECLARATION	198
5.11.3 VERILOG ASSIGNMENTS	199
5.11.4 CONTINUOUS ASSIGNMENTS.....	199
5.11.5 PROCEDURAL ASSIGNMENTS	200
5.11.6 IF...ELSE STATEMENT	200
5.11.7 CASE STATEMENT	201
5.12 TEST BENCHES.....	202
5.13 STRUCTURAL GATE LEVEL DESCRIPTION OF	205
5.13.1 DECODER MODULE MUX (SEL,RES).....	205
5.13.2 EQUALITY DETECTOR.....	206
5.13.3 COMPARATOR.....	207
5.14 PRIORITY ENCODER.....	207
5.14.1 HALF ADDER MODULE HA(S,CY,A,B)	209
5.14.2 FULL ADDER PROGRAM.....	209
5.14.3 RIPPLE CARRY ADDER MODULE ADDER(A, B, SUM,CO) .	209
5.14.4 D-LATCH.....	210
5.14.5 D-FLIPFLOP	210
TWO MARKS QUESTIONS AND ANSWERS.....	212
QUESTION BANK	219
IMPORTANT QUESTIONS WITH ANSWERS	233