

INTEGRATED CIRCUIT TECHNOLOGY

(As per New Syllabus 2015-16 Prescribed by AKTU, Lucknow)

TASLIMA

(Associate Professor, Department of Electronics & Communication Engg.)
IIMT College of Engineering, G.Noida, (UP), INDIA

S.K. Mahajan

(Professor, Department of Electronics & Communication Engg.)
IIMT College of Engineering, G.Noida, (UP), INDIA

INTEGRATED CIRCUIT TECHNOLOGY

Copyright © : Taslima
Publishing Right ® : VSRD Academic Publishing
A Division of Visual Soft India Private Limited

ISBN-13: 978-93-86258-83-0
FIRST EDITION, NOVEMBER 2017, INDIA

Printed & Published by:
VSRD Academic Publishing
A Division of Visual Soft India Private Limited

Disclaimer: The author(s) are solely responsible for the contents of the papers compiled in this book. The publishers or its staff do not take any responsibility for the same in any manner. Errors, if any, are purely unintentional and readers are requested to communicate such errors to the Editors or Publishers to avoid discrepancies in future.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior permission of the Publishers & Author.

Printed & Bound in India

VSRD ACADEMIC PUBLISHING

A Division of Visual Soft (India) Pvt. Ltd.

REGISTERED OFFICE

154, Tezabmill Campus, Anwarganj, KANPUR – 208 003 (UP) (INDIA)
Mob.: +91 9956127040 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

MARKETING OFFICE (NORTH INDIA)

Basement-2, Villa-10, Block-V, Charmwood Village, FARIDABAD – 121 009 (HY) (INDIA)
Mob.: +91 9899936803 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

MARKETING OFFICE (SOUTH INDIA)

340, First Floor, Adarsh Nagar, Oshiwara, Andheri(W), MUMBAI – 400 053 (MH) (INDIA)
Mob.: +91 9956127040 || Web.: www.vsrdpublishing.com || Email: vsrdpublishing@gmail.com

P R E F A C E

Integrated Circuit Technology is an integral part of the subjects of electronic engineering. The book has been written as per the latest syllabus of ICT of AKTU, Lucknow. This book uses simple and easy to understand language to explain basics and advances of the subject. The authors have tried to provide logical and step wise methods to explain complicated ideas and concepts in a manner as simple as possible.

We have made attempt to present illustrative self study type approach. This book can be used to teach yourself ICT. Every chapter of this book is arranged in a sequential manner in comprehension with the prescribed syllabus. This book can be useful for the candidate preparing for GATE and IES.

The aim of the book is not only to cover the syllabus of the subject but also to transfer adequate knowledge to the students so that they become professionals.

 *Taslima*

 *S.K. Mahajan*

**Dedicated
To
Hitendra Singh,
Abhinav, Akshay
and
Amay**

NEC 603 Integrated Circuit Technology

Unit I

Introduction to IC Technology: SSI, MSI, LSI, VLSI Integrated Circuits
Crystal Growth and Wafer Preparation: Electronic Grade Silicon, Czochralski Crystal Growth, Silicon Shaping, Processing Considerations. **Epitaxy:** Vapor-Phase Epitaxy, Molecular Beam Epitaxy, Silicon on Insulators, Epitaxial Evaluation.

Unit II

Oxidation: Growth Kinetics, Thin Oxides, Oxidation Techniques and Systems, Oxides Properties, **Lithography:** Optical Lithography. Photo masks, Wet Chemical Etching. **Dielectric and Polysilicon Film Deposition:** Deposition Processes, Polysilicon, Silicon Dioxide, Silicon Nitride.

Unit III

Diffusion: Diffusion of Impurities in Silicon and Silicon Dioxide, Diffusion Equations, Diffusion Profiles, Diffusion Furnace, Solid, Liquid and Gaseous Sources, Sheet Resistance and its Measurement. **Ion Implantation:** Ion - Implantation Technique, Range Theory, Implantation Equipment.

Unit IV

Metallization: Metallization Application, Metallization Choices, Physical Vapor Deposition, Vacuum Deposition, Sputtering Apparatus. **Packaging of VLSI devices:** Package Types, Packaging Design Consideration, VLSI Assembly Technologies, Package Fabrication Technologies.

Unit V

VLSI Process Integration: Fundamental Considerations for IC Processing, NMOS IC Technology, CMOS IC Technology, Bipolar IC Technology, Monolithic and Hybrid Integrated Circuits, IC Fabrication

CONTENTS

CHAPTER ONE	
INTRODUCTION.....	1
1.1. HISTORY FROM 19TH CENTURY TO 2015.....	3
1.1.1. FROM DALTON'S ATOMIC THEORY OF MATTER	3
1.1.2. INVENTION OF BJT	4
1.1.3. DEVELOPMENT OF PLANNER TECHNOLOGY	4
1.1.4. SCHOTTKY DIODE	4
1.1.5. HOW IN-SITU OXIDATION REVOLUTIONARY'S SEMI CONDUCTOR AND IC TECHNOLOGY	5
1.1.6. WORLD SCENARIO.....	5
1.1.7. INDIA	5
1.2. INTRODUCTION TO IC CIRCUITS.....	5
1.2.1. DIGITAL AND ANALOG IC.....	5
1.2.2. MONOLITHIC AND HYBRID IC.....	6
1.2.3. THIN AND THICK FILM INTEGRATED CIRCUIT.....	7
1.2.4. GROWTH OF INDUSTRY.....	7
1.2.5. IC CLASSIFICATION	8
1.2.6. DEVELOPMENT OF IC TECHNOLOGY	9
1.3. CRYSTAL GROWTH AND WAFER PREPARATION.....	10
1.3.1. SILICON OVER GERMANIUM	10
1.3.2. METALLURGICAL GRADE	10
1.3.3. PRODUCTION OF ELECTRONIC GRADE SILICON (EGS).....	12
1.3.4. CZOCHRALSKI CRYSTAL GROWTH	15
1.3.5. CZOCHRALSKI CRYSTAL GROWTH PROCESS	16
1.3.6. DEFECTS IN CRYSTAL	21
1.3.7. THE MEASUREMENT OF SHEET RESISTIVITY	24
1.4. SILICON WAFER PREPARATION.....	26
1.4.1. SILICON WAFER PREPARATION PROCESSING.....	27
1.4.2. WAFER PROCESSING CONSIDERATIONS	31
1.5. EPITAXIAL LAYER GROWTH.....	32
1.5.1. INTRODUCTION	32
1.5.2. APPLICATIONS	33
1.5.3. METHODS	33
1.5.4. USES OF EPITAXY	34
1.5.5. EPITAXIAL GROWTH OF SILICON	35
1.5.6. EPITAXIAL REACTORS	36
1.5.7. EPITAXIAL GROWTH PROCESS.....	39
1.5.8. PROBLEMS IN GROWING IMPURITY DOPED EPITAXIAL LAYERS	40
1.5.9. MOLECULAR BEAM EPITAXY (MBE).....	41
1.5.10. SILICON ON INSULATORS.....	43
1.5.10.1. SILICON ON SAPPHIRE (SOS)	43
1.5.11. EPITAXIAL EVALUATION	46
1.5.11.1. THICKNESS EVALUATION.....	46
QUESTIONS	48

CHAPTER TWO	
OXIDATION	49
2.1. OXIDATION METHOD	51
2.1.1. INTRODUCTION	51
2.1.2. PRINCIPLE	52
2.1.3. NON MASS TRANSFER PROCESS.....	52
2.1.4. MASS TRANSFER TECHNIQUE.....	56
2.1.5. FURNACE FOR OXIDATION	57
2.1.6. WET AND DRY OXIDATION	57
2.1.7. GROWTH AND PROPERTIES OF OXIDE LAYERS ON SILICON	59
2.1.8. OXIDE CHARGES	60
2.1.9. EFFECT OF IMPURITIES ON THE OXIDATION RATE	61
2.1.10. GROWTH AND PROPERTIES OF THIN OXIDES.....	62
2.2. LITHOGRAPHY	63
2.2.1. INTRODUCTION	63
2.2.2. TYPES OF LITHOGRAPHY.....	63
2.2.3. PHOTOLITHOGRAPHY	68
2.3. DIELECTRIC AND POLY SILICON FILM DEPOSITION	84
2.3.1. INTRODUCTION	84
2.3.2. PROPERTIES OF POLYSILICON.....	85
2.3.3. MOST COMMON FABRICATION METHODS.....	85
2.3.4. POLYSILICON MANUFACTURING PROCESS.....	87
2.3.5. SOLAR USE OF POLYSILICON (SOLAR WAFERS AND INGOTS RAW MATERIAL)	87
2.3.6. FORMATION OF SILICON OXIDE LAYERS SiO_2	88
2.3.7. SILICON NITRIDE	92
2.3.8. APPLICATIONS	94
QUESTIONS.....	96

CHAPTER THREE	
DIFFUSION	97
3.1. DIFFUSION PROCESS.....	99
3.1.1. INTRODUCTION	99
3.1.2. DIFFUSION OF DOPANT IMPURITIES	99
3.1.3. NATURE OF IMPURITY DIFFUSION	100
3.1.4. DIFFUSION EQUATIONS.....	102
3.1.5. DIFFUSION PROFILES	103
3.1.6. BASIC PROPERTIES OF THE DIFFUSION PROCESS	106
3.1.7. DOPANTS AND THEIR CHARACTERISTICS	106
3.1.8. DOPANTS IN VLSI TECHNOLOGY.....	107
3.1.9. DIFFUSION SYSTEMS	107
3.1.10. DIFFUSION FURNACE	108
3.1.11. PARAMETERS WHICH AFFECT DIFFUSION PROFILE.....	111
3.1.12. SHEET RESISTANCE	112
3.1.13. FORMATION OF A PN JUNCTION AND JUNCTION DEPTH CALCULATIONS.....	113
3.2. ION IMPLANTATION	115
3.2.1. INTRODUCTION	115
3.2.2. MATHEMATICAL MODEL FOR ION IMPLANTATION	116
3.2.3. ION IMPLANTATION SYSTEM.....	116
3.2.4. PROPERTIES OF ION IMPLANTATION	117
3.2.5. ANNEALING AFTER IMPLANTATION	118
3.2.6. ADVANTAGES OF ION IMPLANTATION.....	118
3.2.7. HIGH-CURRENT HIGH-ENERGY IMPLANTATION MACHINES	118

3.2.8.	IMPORTANCE OF ION IMPLANTATION FOR VLSI TECHNOLOGY	119
3.2.9.	PROBLEMS IN VLSI PROCESSING	119
3.2.10.	LIMITATIONS WITH ION IMPLANTATION	120
QUESTIONS		122

CHAPTER FOUR METALLIZATION123

4.1.	METALLIZATION	125
4.1.1.	INTRODUCTION	125
4.1.2.	REQUIREMENT OF METALLIZATION	125
4.1.3.	METAL CHOICE	125
4.1.4.	CONSIDERATIONS.....	126
4.1.5.	WHY ALUMINIUM	128
4.1.6.	METALLIZATION PROCESSES	128
4.1.7.	METALLIZATION PATTERNING.....	133
4.1.8.	METALLIZATION PROBLEMS.....	134
4.2.	PACKAGING	134
4.2.1.	INTRODUCTION	134
4.2.2.	THE REQUIREMENTS OF PACKAGING.....	136
4.2.3.	IMPORTANCE OF PACKAGING	136
4.2.4.	PACKAGE DEVELOPMENT PROCESS	136
4.2.5.	IC MAIN PACKAGE TYPES.....	136
4.2.6.	OTHER TYPES.....	139
4.2.7.	POLARITY MARKING AND PIN NUMBERING.....	139
4.2.8.	MOUNTING STYLE	140
4.2.9.	DESCRIPTION OF SOME IC PACKAGE TYPES	141
4.2.10.	PACKAGE PARAMETERS	146
4.2.11.	DESIGN CONSIDERATIONS	146
4.2.12.	VLSI ASSEMBLY TECHNOLOGY.....	147
QUESTIONS		160

CHAPTER FIVE VLSI APPLICATIONS161

5.1.	VLSI PROCESS INTEGRATION.....	163
5.1.1.	INTRODUCTION	163
5.1.2.	DEVELOPMENTS	163
5.1.3.	STRUCTURED DESIGN.....	164
5.1.4.	CHALLENGES.....	164
5.1.5.	VLSI APPLICATIONS	165
5.1.6.	FUNDAMENTALS	165
5.1.7.	DESIGN STEPS.....	166
5.1.8.	DESIGN RULES	167
5.1.9.	PHYSICAL DESIGN	168
5.1.10.	ANALOG DESIGN	169
5.1.11.	PERFORMANCE VERSUS DESIGN CYCLE	171
5.1.12.	TECHNOLOGY WINDOW.....	171
5.1.13.	LATEST DESIGN RULES IN INDUSTRY	172
5.2.	IC TECHNOLOGY	172
5.2.1.	MONOLITHIC IC	172
5.2.2.	HYBRID (THICK AND THIN FILM) TECHNOLOGY	192
5.2.3.	CHIP SEPARATION	196

QUESTIONS.....	198
SHORT TYPE QUESTIONS AND ANSWERS	199
MODEL PAPER B.TECH, EC (VI) EVEN SEM	201
MODEL PAPER B.TECH, EC (VI) EVEN SEM	203